

RESEARCH ARTICLE | OCTOBER 24 2022

# Fluorine-passivated $\text{In}_2\text{O}_3$ thin film transistors with improved electrical performance via low-temperature $\text{CF}_4/\text{N}_2\text{O}$ plasma



Jie Zhang; Adam Charnas; Zehao Lin; ... et. al



*Appl. Phys. Lett.* 121, 172101 (2022)

<https://doi.org/10.1063/5.0113015>



View Online



Export Citation

CrossMark

## Articles You May Be Interested In

Synthesis, characterization, photocatalytic activity and ethanol-sensing properties of  $\text{In}_2\text{O}_3$  and  $\text{Eu}^{3+}:\text{In}_2\text{O}_3$  nanoparticles

*AIP Conference Proceedings* (May 2015)

Schottky contacts to  $\text{In}_2\text{O}_3$

*APL Mater* (April 2014)

The impact of  $\text{In}_2\text{O}_3$  content on the topological, morphological and optical properties of  $(\text{CdO})_{1-x}(\text{In}_2\text{O}_3)_x$  thin films

*AIP Conference Proceedings* (November 2021)

**Time to get excited.**  
Lock-in Amplifiers – from DC to 8.5 GHz

[Find out more](#)

# Fluorine-passivated $\text{In}_2\text{O}_3$ thin film transistors with improved electrical performance via low-temperature $\text{CF}_4/\text{N}_2\text{O}$ plasma

Cite as: Appl. Phys. Lett. **121**, 172101 (2022); doi: [10.1063/5.0113015](https://doi.org/10.1063/5.0113015)

Submitted: 22 July 2022 · Accepted: 6 October 2022 ·

Published Online: 24 October 2022



View Online



Export Citation



CrossMark

Jie Zhang,<sup>1,2</sup> Adam Charnas,<sup>1,2</sup> Zehao Lin,<sup>1,2</sup> Dongqi Zheng,<sup>1,2</sup> Zhuocheng Zhang,<sup>1,2</sup> Pai-Ying Liao,<sup>1,2</sup> Dmitry Zemlyanov,<sup>2</sup> and Peide D. Ye<sup>1,2,a)</sup>

## AFFILIATIONS

<sup>1</sup>Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907, USA

<sup>2</sup>Birk Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, USA

Note: This paper is part of the APL Special Collection on Metal Oxide Thin-Film Electronics.

<sup>a)</sup>Author to whom correspondence should be addressed: [yep@purdue.edu](mailto:yep@purdue.edu)

## ABSTRACT

In this Letter, we report the electrical performance improvement of indium oxide ( $\text{In}_2\text{O}_3$ ) thin film transistors (TFTs) via a low-temperature  $\text{CF}_4/\text{N}_2\text{O}$  plasma treatment. It is found that the fluorination via  $\text{CF}_4/\text{N}_2\text{O}$  plasma can reduce the excessive electrons in the  $\text{In}_2\text{O}_3$  channel more effectively compared to the oxidative annealing, providing the same low off-currents at a lower temperature of 200 °C, while the hydrogenation could not give rise to the off-current reduction. The fluorinated  $\text{In}_2\text{O}_3$  TFTs with a channel thickness of 3.5 nm, a  $\text{HfO}_2$  dielectric thickness of 3.5 nm, and a channel length ranging from 80 nm to 1  $\mu\text{m}$  demonstrate markedly improved electrical performances, including a high field effect mobility of 72.8  $\text{cm}^2/\text{Vs}$ , a more positive threshold voltage, a higher on/off current ratio of  $\sim 10^6$ , a smaller subthreshold swing below 200 mV/dec, and a higher stability to both negative and positive gate biases. X-ray photoelectron spectroscopy (XPS) confirms the fluorine incorporation in  $\text{In}_2\text{O}_3/\text{HfO}_2$  heterojunction upon  $\text{CF}_4/\text{N}_2\text{O}$  plasma, speculatively passivating the oxygen vacancies and explaining TFT performance enhancement. This study suggests that the anion doping such as fluorine incorporation could be an effective method to improve the performance of oxide semiconductor TFTs with ultrathin channel and dielectric.

Published under an exclusive license by AIP Publishing. <https://doi.org/10.1063/5.0113015>

Recent work on atomically thin atomic-layer-deposited (ALD) indium oxide ( $\text{In}_2\text{O}_3$ ) thin film transistors (TFTs) has revitalized the prospects of  $\text{In}_2\text{O}_3$  as a TFT channel material.<sup>1–7</sup> High performance  $\text{In}_2\text{O}_3$  TFTs with a channel length ( $L_{\text{ch}}$ ) of 8 nm and a channel thickness ( $T_{\text{ch}}$ ) of 2.5 nm exhibit a record high on-current ( $I_{\text{on}}$ ) of 3.1 A/mm and a record high transconductance ( $g_m$ ) of 1.5 S/mm,<sup>1</sup> which is the best among all the known semiconductor thin film in the thickness range of 1.0–3.5 nm. The full device fabrication process incurs a thermal budget of just 225 °C, qualifying  $\text{In}_2\text{O}_3$  as a strong candidate for back-end-of-line (BEOL) 3D integration applications. Furthermore, benefiting from the excellent conformity and large-area uniformity enabled by ALD growth,  $\text{In}_2\text{O}_3$  TFTs on arbitrary large wafers and with complex 3D structures such as fin structures<sup>3</sup> and vertical multilayer stacks<sup>2</sup> can be fabricated. Historically, the main challenge for achieving high-performance  $\text{In}_2\text{O}_3$  TFTs lays in that the bulk material shows almost metallic behavior with degenerate carrier concentration, making TFTs hard to deplete by conventional dielectric

gating.<sup>6</sup> This issue can be resolved by three methods in previous reports: (1) channel thickness reduction: the bandgap of  $\text{In}_2\text{O}_3$  is increased with the reduced  $T_{\text{ch}}$  due to quantum confinement, thus trap neutral level (TNL) can be modulated into bandgap, reducing excessive electrons;<sup>5</sup> (2) oxidative treatment: the  $\text{In}_2\text{O}_3$  channel is treated in oxidative environment, such as high-temperature  $\text{O}_2$  annealing<sup>1,7</sup> or  $\text{O}_2$  plasma,<sup>5</sup> reducing oxygen vacancy-induced electrons; (3) metal cation doping: the  $\text{In}_2\text{O}_3$  channel is doped with proper amount of other metal cation as carrier suppressor and strong oxygen binder, such as Ga,<sup>8,9</sup> Zn,<sup>8,9</sup> Sn,<sup>10,11</sup> W,<sup>12</sup> etc.


In this work, we report the performance improvement of  $\text{In}_2\text{O}_3$  TFTs via low-temperature  $\text{CF}_4/\text{N}_2\text{O}$  plasma treatment at 200 °C in addition to the second approach described above. Although fluorine incorporation has been reported as an effective method of improving oxide TFT performance in a number of papers,<sup>13–19</sup> these works are all focused on oxide TFTs with large device dimension and thick channel/dielectric stack (Table S1, [supplementary material](#)), where

fluorine mainly passivates the defects in the oxide channel. However, in the scaled oxide TFTs aimed at BEOL-compatible monolithic 3D integration, surface chemistry may play a more important role due to the nature of ultrathin oxide channel. Thus, it is highly demanded to investigate whether fluorine incorporation could still be effective for oxide TFT with the scaled device dimension. In this work, fluorinated  $\text{In}_2\text{O}_3$  TFTs with a 3.5 nm thick  $\text{HfO}_2$  dielectric,  $T_{\text{ch}}$  of 3.5 nm, and  $L_{\text{ch}}$  down to 80 nm are demonstrated, showing excellent electrical performance including a high  $\mu_{\text{FE}}$  of  $72.8 \text{ cm}^2/\text{Vs}$ , a more positive  $V_{\text{T}}$ , a higher  $I_{\text{on}}/I_{\text{off}}$  of  $\sim 10^6$ , subthreshold swing (SS) below 200 mV/dec, and a high stability to both negative and positive gate bias stress, which can be compared favorably with other recently reported oxide TFTs (Table S2, [supplementary material](#)). The surface chemistry between  $\text{In}_2\text{O}_3$  channel and  $\text{HfO}_2$  dielectric upon fluorination and oxidation is also elucidated by x-ray photoelectron spectroscopy (XPS). This study suggests that the fluorine incorporation could also be applied in oxide TFTs with scaled device dimensions for monolithic 3D integration.

Figure 1(a) shows a schematic illustration of back-gated long-channel  $\text{In}_2\text{O}_3$  TFT for investigating various surface treatments, where  $p^+$  Si ( $\sim 0.005 \Omega \text{ cm}$ ) and 90 nm thermally grown  $\text{SiO}_2$  nm are used as the gate stack. The fabrication process started with the deposition of 3.5 nm  $\text{In}_2\text{O}_3$  on cleaned Si/ $\text{SiO}_2$  substrates by ALD at  $225^\circ\text{C}$  with  $(\text{CH}_3)_3\text{In}$  (TMIn) and  $\text{H}_2\text{O}$  as the In and O precursors, respectively.

Then,  $\text{In}_2\text{O}_3$  mesas were formed by  $\text{BCl}_3/\text{Ar}$  dry etching. Finally, 40 nm Ni was deposited by e-beam evaporation to form the source/drain contacts, defined by photolithography. The fabricated TFTs have a channel width ( $W_{\text{ch}}$ ) of  $70 \mu\text{m}$  and a  $L_{\text{ch}}$  of 6– $20 \mu\text{m}$ . After initial DC electrical measurement, these long-channel  $\text{In}_2\text{O}_3$  TFTs were subjected to  $\text{O}_2$  annealing at 200, 250, and  $300^\circ\text{C}$ , forming gas (FG) annealing (96%  $\text{N}_2$  and 4%  $\text{H}_2$ ) at  $250^\circ\text{C}$ , and  $\text{CF}_4/\text{N}_2\text{O}$  plasma at  $200^\circ\text{C}$  (named “ $\text{CF}_4$ -treated” hereafter). All of the treatments were done for 1 min. The  $\text{CF}_4/\text{N}_2\text{O}$  plasma treatment was conducted in a PECVD chamber, with an RF power of 200 W and the  $\text{CF}_4$  and  $\text{N}_2\text{O}$  gas flow of 20 and 200 sccm, respectively. The  $\text{CF}_4$  functions as the fluorine source, while the addition of  $\text{N}_2\text{O}$  could remove carbon, possibly increase the incorporated fluorine concentration by diluting  $\text{CF}_x$  radicals, and suppress the oxygen vacancies by providing an oxidative environment.<sup>14,20</sup> The  $\text{O}_2$  and FG annealing was performed in a rapid thermal annealing (RTA) tool, with a gas flow of 2000 sccm. These long-channel  $\text{In}_2\text{O}_3$  TFTs were adopted due to the high thermal stability of  $\text{SiO}_2$  and the simplicity of the fabrication process.

Figure 1(b) shows transfer curves of representative  $\text{In}_2\text{O}_3$  TFTs with a  $L_{\text{ch}}$  of  $6 \mu\text{m}$  under drain-to-source voltage ( $V_{\text{DS}}$ ) of 1 V after various surface treatments. The as-deposited and FG-annealed  $\text{In}_2\text{O}_3$  TFTs show almost no gate modulation, suggesting that  $\text{In}_2\text{O}_3$  channel is degenerate and cannot be depleted by the  $\text{SiO}_2/\text{Si}$  gate stack. This




**FIG. 1.** (a) Schematic of long-channel  $\text{In}_2\text{O}_3$  TFTs for investigating various surface treatments. (b) Transfer characteristics of  $\text{In}_2\text{O}_3$  TFTs upon various treatment with a  $W_{\text{ch}}$  of  $70 \mu\text{m}$  and a  $L_{\text{ch}}$  of  $6 \mu\text{m}$  under  $V_{\text{DS}}$  of 1 V. Transfer length method measurements of  $\text{In}_2\text{O}_3$  TFTs after (c)  $\text{O}_2$  annealing at  $300^\circ\text{C}$ , and (d)  $\text{CF}_4/\text{N}_2\text{O}$  plasma at  $200^\circ\text{C}$ . Error bars represent one standard deviation from the average of five TFTs. (e) Extracted  $R_{\text{C}}$  and (f)  $R_{\text{sheet}}$  of  $\text{O}_2$ -annealed and  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs as functions of the gate overdrive voltage.

also indicates that hydrogenation might not resolve the degenerate carrier concentration issue in  $\text{In}_2\text{O}_3$ , which can be explained by the fact that H typically functions as a shallow donor in oxides.<sup>9</sup> On the other hand, upon  $\text{O}_2$  annealing and  $\text{CF}_4/\text{N}_2\text{O}$  plasma,  $\text{In}_2\text{O}_3$  TFTs start to exhibit greatly improved gate modulation with a reduced  $I_{\text{off}}$ . After  $\text{CF}_4/\text{N}_2\text{O}$  plasma at  $200^\circ\text{C}$ ,  $\text{In}_2\text{O}_3$  TFTs show a low  $I_{\text{off}}$  of  $\sim 10^{-15}$  A/ $\mu\text{m}$  (the detection limitation of our measurement), whereas the same low  $I_{\text{off}}$  can only be observed for TFTs after  $300^\circ\text{C}$   $\text{O}_2$  annealing, suggesting that fluorination via  $\text{CF}_4/\text{N}_2\text{O}$  plasma is more effective in reducing the excess electrons in  $\text{In}_2\text{O}_3$  channel compared to the oxidative annealing. Transfer length method (TLM) measurements were performed on  $300^\circ\text{C}$   $\text{O}_2$ -annealed [Fig. 1(c)] and  $200^\circ\text{C}$   $\text{CF}_4$ -treated [Fig. 1(d)]  $\text{In}_2\text{O}_3$  TFTs, where at least five TFTs with the same  $L_{\text{ch}}$  were measured. The extracted contact resistance ( $R_{\text{C}}$ ) and sheet resistance ( $R_{\text{sheet}}$ ) as functions of  $V_{\text{GS}}-V_{\text{T}}$  are plotted in Figs. 1(e) and 1(f), respectively. The  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs exhibit a smaller  $R_{\text{C}}$  and a larger  $R_{\text{sheet}}$  compared to that of  $\text{O}_2$ -annealed TFTs, which can be explained by the greater effectiveness of fluorination in reducing the excess electrons in the  $\text{In}_2\text{O}_3$  channel and the low temperature of  $\text{CF}_4/\text{N}_2\text{O}$  plasma causing less degradation to the Ni contacts, benefiting the performance of scaled TFTs potentially. The degradation of Ni/ $\text{In}_2\text{O}_3$  contact after high-temperature annealing could be due to the diffusion of Ni into  $\text{In}_2\text{O}_3$ , forming a  $\text{NiO}_x$  interfacial layer as a transport barrier.

The beneficial effects of fluorination were further verified by measurements on scaled short-channel  $\text{In}_2\text{O}_3$  TFTs with  $3.5\text{ nm}$   $\text{HfO}_2$  as the gate dielectric, the schematic of which is shown in Fig. 2(a). The fabrication process is described in detail in previous work.<sup>1</sup> Briefly, a  $10\text{ nm}$   $\text{Al}_2\text{O}_3$  was first deposited by ALD at  $175^\circ\text{C}$  to obtain a smooth surface on the Si/ $\text{SiO}_2$  substrates. Then,  $40\text{ nm}$  Ni bottom gates were deposited by e-beam evaporation, defined by a bilayer photolithography process. Next,  $3.5\text{ nm}$   $\text{HfO}_2$  was deposited by ALD at  $200^\circ\text{C}$ , followed by the deposition of  $3.5\text{ nm}$   $\text{In}_2\text{O}_3$  by ALD at  $225^\circ\text{C}$ . Then,  $\text{In}_2\text{O}_3$  mesas were formed by  $\text{BCl}_3/\text{Ar}$  dry etching. Finally,  $40\text{ nm}$  Ni was deposited as source/drain contacts by e-beam evaporation, defined by electron beam lithography. The fabricated  $\text{In}_2\text{O}_3$  TFTs have a  $W_{\text{ch}}$  of  $2\mu\text{m}$  and a  $L_{\text{ch}}$  ranging from  $1\mu\text{m}$  to  $80\text{ nm}$ . After initial electrical measurement, these short-channel  $\text{In}_2\text{O}_3$  TFTs underwent  $\text{O}_2$  annealing at  $300^\circ\text{C}$  and  $\text{CF}_4/\text{N}_2\text{O}$  plasma at  $200^\circ\text{C}$  for  $1\text{ min}$ .

Figures 2(b)–2(d), respectively, illustrate the transfer curves and gate leakage currents ( $I_{\text{G}}$ ) of the as-deposited,  $\text{O}_2$ -annealed, and  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs with various  $L_{\text{ch}}$  under  $V_{\text{DS}}$  of  $50\text{ mV}$ . The as-deposited  $\text{In}_2\text{O}_3$  TFTs show good gate modulation, in contrast to no modulation in the long-channel  $\text{In}_2\text{O}_3$  TFTs using  $\text{SiO}_2$  as dielectric, due to the much stronger electrostatic control from the ultrathin high- $\kappa$   $\text{HfO}_2$  dielectric and a better interface between the  $\text{HfO}_2$  and  $\text{In}_2\text{O}_3$ . The  $I_{\text{off}}$  in all  $\text{In}_2\text{O}_3$  TFTs is limited by the  $I_{\text{G}}$  from the ultrathin  $\text{HfO}_2$  dielectric. A significantly increased  $I_{\text{G}}$  can be observed upon  $\text{O}_2$



**FIG. 2.** (a) Schematic of a short-channel  $\text{In}_2\text{O}_3$  TFT. Transfer characteristics and gate leakages of (b) the as-deposited, (c)  $\text{O}_2$ -annealed ( $300^\circ\text{C}$ ), (d)  $\text{CF}_4$ -treated ( $200^\circ\text{C}$ )  $\text{In}_2\text{O}_3$  TFTs with a  $W_{\text{ch}}$  of  $2\mu\text{m}$  and a  $L_{\text{ch}}$  ranging from  $1\mu\text{m}$  to  $80\text{ nm}$  under  $V_{\text{DS}}$  of  $50\text{ mV}$ . Statistical results of (e)  $V_{\text{T}}$ , (f) SS, (g)  $I_{\text{ON}}/I_{\text{OFF}}$ , and (h)  $g_{\text{m}}$  as functions of  $L_{\text{ch}}$  for the as-deposited,  $\text{O}_2$ -annealed, and  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs. A higher  $V_{\text{DS}}$  can be applied in the  $\text{CF}_4$ -treated TFTs for  $g_{\text{m}}$  comparison. Error bars represent one standard deviation from the average of five TFTs.

Downloaded from http://pubs.aip.org/apl/article-pdf/doi/10.1063/5.0113015/16483950/172101\_1\_online.pdf

annealing, whereas a markedly reduced  $I_G$  is exhibited after  $\text{CF}_4/\text{N}_2\text{O}$  plasma. The increased  $I_G$  after  $\text{O}_2$  annealing can be attributed to possible crystallization of  $\text{HfO}_2$  at  $300^\circ\text{C}$  temperatures.<sup>21</sup> The reduced  $I_G$  after  $\text{CF}_4/\text{N}_2\text{O}$  plasma suggests an improved dielectric quality of  $\text{HfO}_2$ , which agrees with previous reports that fluorine could passivate defects in  $\text{HfO}_2$  and thereby reduce the leakage currents.<sup>22,23</sup> Figures 2(e)–2(g), respectively, illustrate the statistical results of  $V_T$ , SS, and  $I_{\text{on}}/I_{\text{off}}$  as a function of  $L_{\text{ch}}$  under  $V_{\text{DS}}$  of 50 mV with the different treatments. The  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs show significantly improved performance including a more positive  $V_T$ , a smaller SS of  $\sim 200$  mV/dec, and a high  $I_{\text{on}}/I_{\text{off}}$  of  $\sim 10^6$ . Figure 2(h) compares the transconductance ( $g_m$ ) of  $\text{In}_2\text{O}_3$  TFTs after treatment, where both  $\text{O}_2$ -annealed and  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs exhibit a slightly lower  $g_m$  compared to that of the as-deposited TFTs under  $V_{\text{DS}}$  of 50 mV, possibly due to a smaller mobility arising from a reduced carrier concentration. The  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs exhibit a high  $\mu_{\text{FE}}$  of  $72.8 \pm 3.7$   $\text{cm}^2/\text{Vs}$  extracted from five TFTs with  $L_{\text{ch}}$  of  $1\ \mu\text{m}$ , which is only slightly smaller than that of the as-deposited TFTs with  $\mu_{\text{FE}}$  of  $86.4 \pm 9.8$   $\text{cm}^2/\text{Vs}$ . The oxide capacitance  $C_{\text{ox}}$  of  $2.27\ \mu\text{F}/\text{cm}^2$  is applied for mobility extraction. The reduced  $\mu_{\text{FE}}$  with the decreased carrier concentration and enhancement-mode operation could be explained by the percolation conduction mechanism in oxide semiconductors.<sup>8,9,12</sup> Fortunately, the slightly reduced  $g_m$  and  $\mu_{\text{FE}}$  could be compensated by the application of a higher  $V_{\text{DS}}$  in  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs, benefiting from the better dielectric quality after  $\text{CF}_4/\text{N}_2\text{O}$  plasma. A high  $g_m$  of  $\sim 1.48$  S/mm can be achieved for  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs with a  $L_{\text{ch}}$  of 200 nm, which is very close to that of 1.5 S/mm using ultra-scaled  $\text{In}_2\text{O}_3$  TFTs with a  $L_{\text{ch}}$  of 8 nm in Ref. 1. Such a high  $V_{\text{DS}}$  cannot be applied to the as-deposited and  $\text{O}_2$ -annealed  $\text{In}_2\text{O}_3$  TFTs, where severe self-heating

and high  $I_G$  would cause TFT breakdown, thus demonstrating the superiority of  $\text{CF}_4/\text{N}_2\text{O}$  plasma treatment.

Figure 3 presents the transfer curves under various  $V_{\text{DS}}$  and the corresponding output characteristics of the representative  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs with a  $L_{\text{ch}}$  of 80 nm, 200 nm, and  $1\ \mu\text{m}$ . The pinch-off and current saturation can be clearly observed in 200 nm and  $1\ \mu\text{m}$  TFTs and at low  $V_{\text{GS}}$  in 80 nm TFTs. It should be mentioned that the  $\text{In}_2\text{O}_3$  TFTs with a  $L_{\text{ch}}$  beyond 200 nm are operational within 2 V, coupled with a low temperature process, showing a great promise for future portable and flexible electronics where battery-powered operation is required, in addition to BEOL-compatible logic and memory applications.<sup>24</sup> Gate bias stress instability tests were also performed on the as-deposited and  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs with a  $L_{\text{ch}}$  of 80 nm, while the  $\text{O}_2$ -annealed TFTs were avoided due to the high  $I_G$ . The gate bias stress instability results under a positive gate stress bias ( $V_{\text{G, STR}}$  of +2 V and a negative  $V_{\text{G, STR}}$  of -4 V up to 2000 s at room temperature can be found in Fig. 4, with the source and drain being grounded during gate stress. The  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs exhibit a much high stability to the gate bias, with a maximum  $V_T$  shift of -0.03 and +0.15 V for positive bias instability (PBI) and negative bias instability (NBI) tests, respectively, in contrast to the relatively large  $V_T$  shifts of -0.54 (PBI) and +0.56 V (NBI) observed in the as-deposited  $\text{In}_2\text{O}_3$  TFTs. As a result,  $\text{CF}_4/\text{N}_2\text{O}$  plasma can also improve the gate bias stability of  $\text{In}_2\text{O}_3$  TFTs significantly, which is of great importance for practical applications.

X-ray photoelectron spectroscopy (XPS) was performed on  $\text{In}_2\text{O}_3/\text{HfO}_2$  heterojunction to unveil the interface chemistry. Figure 5(a) shows the survey spectrum, where fluorine can only be found in  $\text{CF}_4$ -treated




FIG. 3. Transfer curves at various  $V_{\text{DS}}$  of representative  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs with a  $L_{\text{ch}}$  of (a) 80 nm, (b) 200 nm, and (c)  $1\ \mu\text{m}$ . The corresponding output characteristics of  $\text{In}_2\text{O}_3$  TFTs with a  $L_{\text{ch}}$  of (d) 80 nm, (e) 200 nm, and (f)  $1\ \mu\text{m}$ .




FIG. 4. Gate bias instability results of the as-deposited  $\text{In}_2\text{O}_3$  TFTs with a  $L_{\text{ch}}$  of 80 nm for (a) positive gate bias instability (PBI) test and (b) negative gate bias instability (NBI) test. The corresponding gate bias instability results of the  $\text{CF}_4$ -treated  $\text{In}_2\text{O}_3$  TFTs for (c) PBI and (d) NBI test. The significant improvement of both NBI and PBI using the same process is a very special and important observation.




FIG. 5. XPS spectra of (a) survey, (b) O 1s, (c) In  $3d_{5/2}$ , and (d) Hf  $4d_{5/2}$  core levels of the as-deposited,  $\text{O}_2$ -annealed ( $300^\circ\text{C}$ ), and  $\text{CF}_4$ -treated ( $200^\circ\text{C}$ )  $\text{In}_2\text{O}_3/\text{HfO}_2$  (1 nm/6 nm) heterostructures. (e) Composition analysis of  $\text{In}_2\text{O}_3/\text{HfO}_2$  heterostructures. (f) Area percentage of deconvoluted sub-peaks from the O 1s spectra. (g) Schematic of F passivation mechanism: (i) F substituting O in bulk  $\text{In}_2\text{O}_3$ ; (ii) F occupying O vacancy in bulk  $\text{In}_2\text{O}_3$ ; (iii) excess F bonding with O in bulk  $\text{In}_2\text{O}_3$ ; (iv) F passivating dangling bonds at  $\text{In}_2\text{O}_3/\text{HfO}_2$  interface; (v) F passivating O vacancy in bulk  $\text{HfO}_2$ .

samples. Composition analysis from the survey is summarized in Fig. 5(e), where oxygen content is increased in O<sub>2</sub>-annealed samples, while CF<sub>4</sub>-treated samples show a slight decrease in oxygen. Figure 5(b) shows the O 1s spectrum, which could be deconvoluted to three subpeaks: O<sub>I</sub> (oxygen bound to metal), O<sub>II</sub> (oxygen deficiency), and O<sub>III</sub> (surface hydroxyl). It is interesting to note that the O 1s spectrum shifts to a higher binding energy (BE) by 0.2 eV accompanied by an increase in O<sub>II</sub> area percentage [Fig. 5(f)] in CF<sub>4</sub>-treated sample, while no shift and a decrease in O<sub>II</sub> area percentage can be observed in O<sub>2</sub>-annealed samples. This could be explained by more oxygen introduced via O<sub>2</sub> annealing, thereby increasing the oxygen content and decreasing the O<sub>II</sub> area percentage.<sup>25</sup> On the other hand, CF<sub>4</sub> plasma could introduce F atoms into the heterojunction, and these F atoms could substitute the weakly bound oxygen, thus leading to a slightly decreased oxygen content and an increased O<sub>II</sub> peak ratio and chemical shift.<sup>15,18</sup> This could also explain the positive shift of ~0.4 eV observed in the In 3d<sub>5/2</sub> spectrum [Fig. 5(c)] for CF<sub>4</sub>-treated samples, suggesting a different chemical environment and the possible formation of In-F bonds.<sup>26</sup> The bond energies of In-F (506 kJ/mol) are much higher than that of In-O bond (346 kJ/mol),<sup>18</sup> possibly explaining the high gate bias stability in CF<sub>4</sub>-treated TFTs.<sup>16</sup> Additionally, a negative shift of ~0.3 eV can be observed in the Hf 4d<sub>5/2</sub> spectrum [Fig. 5(d)] after 300 °C O<sub>2</sub> annealing, which could be an indicator for HfO<sub>2</sub> crystallization, explaining the high I<sub>G</sub> in O<sub>2</sub>-annealed TFTs. Fluorine has a similar ionic radius and stronger electronegativity than oxygen,<sup>15,18</sup> allowing for easy incorporation in oxides with minor distortion to the structure. It has also been reported that fluorine can substitute for an oxygen atom generating a free electron or passivate an oxygen vacancy site consuming a free electron.<sup>15,16,18,26</sup> The excessive fluorine may also form O-F bonds, acting as acceptor traps.<sup>19</sup> Based on this information, a passivation mechanism is proposed in Fig. 5(g), where the oxygen deficiencies and/or weakly bonded oxygen in the bulk In<sub>2</sub>O<sub>3</sub> [processes (i), (ii), and (iii)], at the HfO<sub>2</sub>/In<sub>2</sub>O<sub>3</sub> interface [process (iv)], and/or in the bulk HfO<sub>2</sub> [process (v)] can be passivated by fluorine atoms.

In summary, we report the performance improvement of In<sub>2</sub>O<sub>3</sub> TFTs via low-temperature CF<sub>4</sub>/N<sub>2</sub>O plasma treatment. It is found that the fluorination is more effective in reducing excessive electrons in In<sub>2</sub>O<sub>3</sub> than oxidation, which can be explained by the fluorine passivating the oxygen vacancies. This study suggests that anion doping such as fluorine incorporation could be an effective method to improve the electrical performance of oxide semiconductor TFTs with ultrathin channel and dielectric. The work was supported by SRC nCore IMPACT Center, SRC/DARPA JUMP ASCENT Center, and AFOSR.

See the [supplementary material](#) for a comparison of fluorine passivation from literatures with our work and a comparison of the electrical performance of our fluorinated In<sub>2</sub>O<sub>3</sub> TFTs with that of recently reported metal-oxide TFTs.

## AUTHOR DECLARATIONS

### Conflict of Interest

The authors have no conflicts to disclose.

### Author Contributions

**Jie Zhang:** Conceptualization (equal); Formal analysis (equal); Investigation (equal); Methodology (equal); Validation (equal); Writing – original draft (equal). **Adam R. Charnas:** Formal analysis

(equal); Validation (equal); Writing – original draft (equal). **Zehao Lin:** Formal analysis (equal); Validation (equal). **Dongqi Zheng:** Formal analysis (equal); Validation (equal). **Zhuozheng Zhang:** Data curation (equal); Formal analysis (equal); Validation (equal). **Pai-Ying Liao:** Data curation (equal); Validation (equal). **Dmitry Y. Zemlyanov:** Data curation (equal); Formal analysis (equal); Validation (equal). **Peide D. Ye:** Conceptualization (equal); Project administration (equal); Validation (equal); Writing – review & editing (equal).

## DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## REFERENCES

- M. Si, Z. Lin, Z. Chen, X. Sun, H. Wang, and P. D. Ye, *Nat. Electron.* **5**(3), 164 (2022).
- Z. Zhang, Z. Lin, M. Si, D. Zhang, H. Dou, Z. Chen, A. Charnas, H. Wang, and P. D. Ye, *Appl. Phys. Lett.* **120**(20), 202104 (2022).
- M. Si, Z. Lin, Z. Chen, and P. D. Ye, *IEEE Trans. Electron Devices* **68**(12), 6605 (2021).
- M. Si, A. Charnas, Z. Lin, and P. D. Ye, *IEEE Trans. Electron Devices* **68**(3), 1075 (2021).
- A. Charnas, M. Si, Z. Lin, and P. D. Ye, *Appl. Phys. Lett.* **118**(5), 052107 (2021).
- M. Si, Y. Hu, Z. Lin, X. Sun, A. Charnas, D. Zheng, X. Lyu, H. Wang, K. Cho, and P. D. Ye, *Nano Lett.* **21**(1), 500 (2021).
- M. Si, Z. Lin, A. Charnas, and P. D. Ye, *IEEE Electron Device Lett.* **42**(2), 184 (2021).
- K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, *Nature* **432**(7016), 488 (2004).
- T. Kamiya, K. Nomura, and H. Hosono, *J. Disp. Technol.* **5**(7), 273 (2009).
- S. Li, M. Tian, Q. Gao, M. Wang, T. Li, Q. Hu, X. Li, and Y. Wu, *Nat. Mater.* **18**(10), 1091 (2019).
- Z. Zhang, Y. Hu, Z. Lin, M. Si, A. Charnas, K. Cho, and P. D. Ye, *IEEE Trans. Electron Devices* **69**(1), 231 (2022).
- H. Ye, J. Gomez, W. Chakraborty, S. Spetalnick, S. Dutta, K. Ni, A. Raychowdhury, and S. Datta, paper presented at the 2020 IEEE International Electron Devices Meeting (IEDM), 2020.
- Z. Ye and M. Wong, *IEEE Electron Device Lett.* **33**(4), 549 (2012).
- Z. Ye and M. Wong, *IEEE Electron Device Lett.* **33**(8), 1147 (2012).
- J. Seo, J. Jeon, Y. H. Hwang, H. Park, M. Ryu, S. K. Park, and B. S. Bae, *Sci. Rep.* **3**(1), 2085 (2013).
- J. Jiang, T. Toda, M. P. Hung, D. Wang, and M. Furuta, *Appl. Phys. Express* **7**(11), 114103 (2014).
- L. X. Qian and P. T. Lai, *IEEE Electron Device Lett.* **35**(3), 363 (2014).
- J. G. Um and J. Jang, *Appl. Phys. Lett.* **112**(16), 162104 (2018).
- H. Kawai, H. Fujiwara, J. Kataoka, N. Saito, T. Ueda, T. Enda, T. Ishihara, and K. Ikeda, paper presented at the 2020 IEEE International Electron Devices Meeting (IEDM), 2020.
- J. Zhang, P. Cui, G. Lin, Y. Zhang, M. G. Sales, M. Jia, Z. Li, C. Goodwin, T. Beebe, L. Gundlach, C. Ni, S. McDonnell, and Y. Zeng, *Appl. Phys. Express* **12**(9), 096502 (2019).
- X. Lyu, M. Si, X. Sun, M. A. Capano, H. Wang, and P. D. Ye, presented at the 2019 Symposium on VLSI Technology, 2019.
- K. Tse and J. Robertson, *Appl. Phys. Lett.* **89**(14), 142914 (2006).
- H. H. Tseng, P. J. Tobin, S. Kalpat, J. K. Schaeffer, M. E. Ramon, L. R. C. Fonseca, Z. X. Jiang, R. I. Hegde, D. H. Triyoso, and S. Semavedam, *IEEE Trans. Electron Devices* **54**(12), 3267 (2007).
- J. Zhang, Y. Zhang, P. Cui, G. Lin, C. Ni, and Y. Zeng, *IEEE Electron Device Lett.* **42**(4), 521 (2021).
- J. Zhang, M. G. Sales, G. Lin, P. Cui, P. Pepin, J. M. Vohs, S. McDonnell, and Y. Zeng, *IEEE Electron Device Lett.* **40**(9), 1463 (2019).
- E. Polydorou, A. Zeniou, D. Tsikritzis, A. Soultati, I. Sakellis, S. Gardelis, T. A. Papadopoulos, J. Briscoe, L. C. Palilis, S. Kennou, E. Gogolides, P. Argitis, D. Davazoglou, and M. Vasilopoulou, *J. Mater. Chem. A* **4**(30), 11844 (2016).